Analysis of Combined Bimodal and GShare Branch Prediction Schemes

نویسنده

  • Bhavya Daya
چکیده

Taking advantage of instruction level parallelism is one of the key factors in improving computer performance. The main performance inhibitor in a pipelined processor is the branch penalty. Many techniques have been developed to reduce this penalty. The technique of branch prediction was explored further. Branch predictors are crucial in today's modern, superscalar processors for achieving high performance. They allow processors to fetch and execute instructions without waiting for a branch to be resolved. As a result the performance of the processor improves. Two branch prediction schemes were implemented and both resulted in an increase in performance. Combining these predictors and providing a selector to choose the most appropriate prediction scheme was implemented. A performance increase was observed with the combined prediction scheme versus the individual schemes alone. A local and global prediction scheme was utilized, the bimodal prediction served as the local predictor and the gshare prediction served as the global predictor. When combined, the prediction is as accurate at the local prediction but also takes into account dependencies on previous branches.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Hardware-Based Method for Dynamically Detecting Instruction-Isomorphism and its Application to Branch Prediction

This paper proposes a hardware-based heuristic method for implementing various transformations and detecting isomorphism in the dynamic dependence graph of a program. This enables on the fly identificationof isomorphic instructionswhich may be useful for improving the performance of several microarchitectural mechanisms. This work considers the application of the proposed method to conditional ...

متن کامل

Saleh Abdel-hafeez, Ph

A CMOS eight-transistor (8T) memory cell is used for a complete proposed SRAM design. The proposed output buffer, eliminating the use of sense amplifier with all its synchronization schemes, exploits a cost-effective of overhead circuitry, and more important reduces the power consumption by a rate of 43% in comparing to 6T SRAM. Furthermore, the cell contributes a silicon area of 30% larger tha...

متن کامل

An optimized 2bcgskew branch predictor

The hybrid skewed predictor 2bcgskew (Figure 1) was proposed in [4]. The Alpha EV8 branch predictor [3] was derived from this proposal. The original hybrid predictor 2bcgskew combines an e-gskew predictor [2] and a bimodal predictor. 2bcgskew consists of four 2-bit counters banks. Bank BIM is the bimodal predictor, but is also part of the e-gskew predictor. Banks G0 and G1 are two gshare-like p...

متن کامل

Confidence Estimation for Branch Prediction Reversal

Branch prediction reversal has been proved to be an effective alternative approach to dropping misprediction rates by means of adding a Confidence Estimator to a correlating branch predictor. This paper presents a Branch Prediction Reversal Unit (BPRU) especially oriented to enhance correlating branch predictors, such as the gshare and the Alpha 21264 metapredictor. The novelty of this proposal...

متن کامل

A FFT-Based Adaptive Branch Prediction Scheme

We propose a scheme based on the concept of Fourier analysis to dynamically adjust the length of the global Branch History Register (BHR) used in several popular branch prediction schemes such as gshare [5] and BiMode [12]. The scheme allows us to identify the most dominating branch history patterns in a time period, and use them to determine the appropriate branch history length (BHL) for the ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007